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ABSTRACT This paper presents a novel inductor-less switched capacitor (SC) DC–DC converter, which
generates simultaneous dual-output voltages for implantable electronic devices. Present dual output con-
verters are limited to fixed ratio gain, which degrade conversion efficiency when the input voltage changes.
The proposed power converter offers both step-up and step-down conversion with 4-phase reconfigurable
logic. With an input voltage of 1 V provided by photovoltaic (PV) cells, the proposed converter achieves
step-up, step-down, and synchronised voltage conversions in four gain modes. These are 1.5 and 0.5 V for
normal mode, 2 and 1 V for high mode, 2 V for double boost mode, as well as 3 and 2 V for super boost
mode with the ripple variation of 14–59 mV. The converter circuit has been simulated in standard 0.18-µm
CMOS technology and the results agree with the state-of-the-art SC converters. However, our proposed
monolithically integrated PV powered circuit achieves a conversion efficiency of 85.26% and provides an
extra flexibility in terms of gain, which is advantageous for future implantable applications that have a range
of inputs. This research is, therefore, an important step in achieving truly autonomous implantable electronic
devices.
INDEX TERMS Implantable electronics, solar power, switched capacitor, DC-DC converter, simultaneous
outputs, single-input-dual-outputs (SIDO).
I. INTRODUCTION
Implantable electronic devices are now becoming widely
used in healthcare, entertainment, tracking and security
applications [1]–[4]. Advancements in CMOS fabrication
processes is further miniaturising these devices [5]–[8].
Wearable or implantable electronic devices can be grouped
into a number of important building blocks. This research
focuses on the energy supply block, which will be powered by
solar cells. Solar cells have previously been used in wearable
electronic devices, such as the artificial iris demonstrated
in [9] and [10]. However, energy harvesting systems that rely
on solar energy need to have rectifying circuits to maintain
high energy efficiency. This is due to the intermittency and
variability of incoming solar radiation [11].
Photovoltaic cells convert light into electricity. These cells
range from expensive high-efficiency multi-junction devices
to lower cost non-crystalline devices. This paper presents an
innovative solution to convert the unregulated output voltage
of PV cells to a regulated DC voltage, which can be used by
implanted sensors and circuits under skin, as shown in Fig. 1.
Ultimately, reliable and efficient DC-DC conversion offers
FIGURE 1. Envisaged Implantable device with integrated Photovoltaic
cells.
steady and regulated DC output voltage from an unregulated
source to attain longer and more efficient system run-time.
System-on-chip implantable devices have a range of func-
tionalities and electronic components. Each of which may
contain circuits and sensors that operate at different voltages
for the required power. Such a system is powered by a sin-
gle input source, which requires an energy conversion unit.
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TABLE 1. Integrated power management designs.
In this regard, the DC-DC converters can perform either step-
up or step-down conversions to provide the required voltage
at the load. Current energy harvestingmechanisms are limited
in size and low generated power, such as the PV system
shown in [12], the high motion dependent Piezoelectric sys-
tem in [13], the thermoelectric system in [14], the electro-
static system in [15] and the electromagnetic system in [16].
The degrading factors such as temperature, light, and motion
reduce the nominal output power, which will be fed back
into the power management unit. Therefore, the conversion
efficiency of a converter with a fixed ratio gain will decrease
over time since the gain ratio relative to the input value
changes.
The integrated monolithic chip converter or power man-
agement system is based on the charge pump designs
described in Table 1. Examples include the Dickson charge
pump [14], [17] and cross-coupled design [18] for step-up
conversion purposes, or use of the hybrid charge pump
together with energy harvester [19]. However, only the
integer gains can be configured in charge pump design,
which makes them inconvenient for applications with varying
inputs. This is because whenever there is a change in input
voltage, the circuit may need to be re-adjusted to keep up
with the high conversion ratios. Therefore, series-parallel
converters [20] that can configure non-integer gain values
as well as reconfigure gains [21], [22] are becoming more
popular.
Current Series-parallel converters are reconfigurable.
Sometimes a certain load operating at the highest voltage
requires both maximum powers from the converter and for
a long period of time. Thus, the converter ends up driving at
its optimum gain almost all the time to provide the sufficient
voltage to all the present loads connected to a single output
line. Moreover, since all the loads are connected to a single
output line, small loads with low operating voltages require
further drop down using additional Linear Drop Out (LDO)
circuits. This leads to power losses across additional compo-
nents. To overcome these issues, researchers have used SIMO
configuration with either fixed or a limited number of con-
version ratios [23]–[26]. In our case, we have implemented
a system with a more diverse range of conversion ratios due
to the range of input voltages that are obtained from our PV
energy harvesting source.
The rest of paper is organised as follows, section II of
the paper, details of the converter methodology are specified.
The design and implementation are provided in Section III.
Similarly, the simulation results are presented in Section IV.
Finally, the conclusions and future work are provided
in Section V.
II. POWER MANAGEMENT METHODOLOGY
This paper introduces a miniaturised power management
DC-DC converter design, which will be an integrated on-chip
power system for implantable devices. An inductor-less,
switched-capacitor, DC-DC converter design is used to
remove the involvement of bulky inductors. Moreover, power
management is obtained using series-parallel connections
of flying capacitors via MOSFET power switches. These
are all digitally controlled using digital modules, as shown
in Fig. 2. The PV cell and its energy storage device (battery)
are employed for the primary energy inputs. Depending on
the load requirements of the power conversion unit, it per-
forms both step-up and step-down voltage conversions at the
same time by using the novel 4-phases rotation scheme with
4 flying capacitors. The appropriate gain pairs are chosen
accordingly to produce a different gain of step-up conversion
simultaneously. These different set of gain pairs can be cat-
egorised into four different modes (Normal, High, Double
Boost and Super Boost). This novel topology, which uses
single-input-dual-output (SIDO) design, is inspired by the
single-input-single-output (SISO) 3-phases rotation topology
presented in [27], whereby one idle capacitor in every charg-
ing phase is always present. To achieve the same objective,
two outputs need to be produced independently. This will
require either doubling the SISO converters twice [28] (which
can only generate one gain at a time), or stack the capacitors
as a capacitor bank [29].
FIGURE 2. Block Diagram of a power conversion for energy harvesting
using photovoltaic cells in Implantable applications.
This converter has achieved the reconfigurable dual out-
puts (Vout1, Vout2), which can produce regulated voltage
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FIGURE 3. Proposed Methodology different modes with arrows indicating charging (green) and discharging (red) directions.
FIGURE 4. (a) Overall schematic diagram of proposed converter which highlighted the crucial blocks. (b) Circuit level diagram of the power stage
network which the operation is digitally controlled by a non-overlapping 4-phases clock.
pairs of both boosting or boost and buck at the same time.
There are four different gain modes, representing each set
of voltage gains generated from two conceptual internal
networks (Net0, Net1) illustrated in Fig. 3. In each net-
work, a different set of gains or modes are configured by
constructing series-parallel configurations of capacitors and
switches, as suggested by methodology. Since the positions
of each capacitor are followed by its operation changes in
every phase, the corresponding internal outputs (Out1-Out4)
in Fig. 4 also change accordingly. Henceforth, these inter-
nal outputs shall name it as discontinuous outputs. Simi-
larly, since the two external outputs of converters produce
continuous four set of two different voltages, the external
outputs can be addressed as continuous outputs. Therefore,
discontinuous-to-continuous switches can be employed to
correspond the connection of internal outputs (Out1-Out4) to
external loads (Vout1 and Vout2) at different phases.
A. NORMAL, HIGH, DOUBLE BOOST AND
SUPER BOOST OPERATIONS
The operations of all four modes can be realised by fol-
lowing the arrow rotations described in Fig. 3. In Normal
mode, two equal capacitors (Cb and Cc) are being charged in
series with input source and hence stored Vin/2. Assuming
a present set up in the diagram is in steady state, a step-
up gain of Net0 output is obtained 3Vin /2 by discharging
capacitor Ca in series with the input source. Meanwhile,
a capacitor Cj is independently discharged to output at
Net1 with the step-down gain of Vin/2. In the next phase, two
charged capacitors are swapped with two discharged capaci-
tors, as shown in Fig. 3(a). Since this proposed converter not
only provides fixed gain outputs, rearranging series-parallel
connections of power stage network can configure higher
gains than Normal mode, as shown in Fig. 3(b). Instead
of constructing two charging capacitors in series, parallel
connections are made so that each capacitor is charged to Vin
values, thus the output of Net1 achieves up to Vin gain.
The reconfigurable dual-output SC converter with the two
flying capacitors was presented in [23], whereas two different
step-up gain pairs are discretely output to loads in two differ-
ent phases. These configurations are further enhanced in this
proposed rotation scheme, interleaved with a 4-phase clocks
topology as shown in Fig. 3(c) and Fig. 3(d) to enable no idle
charging time for all phases. As a result, continuous outputs
of 2Vin are obtained for Double Boost, as well as 3Vin and
2Vin for Super Boost in every cycle.
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B. OUTPUT VOLTAGES AND POWER LOSSES
The derivation of output voltages for Normal and Highmodes
has been described in [30]. By taking the total amount of
charge for steady-state charging and discharging voltage-time
1QMode for Normal mode, High mode, Double Boost, and
Super Boost are I02fs ,
I0
3fs
, I04fs and
I0
2fs
respectively. The gain
ratio multiplier (k) for different modes correspond to table
in Fig. 4 and output voltage for individual modes can be
generalised as
Vboost,buck_Mode
= kVin − 1QMode
αfsCp
(
1
1− e−
td
Td
+ 1
1− e− tcTc
− 1) (1)
whereas td represents discharging time and tc for the charg-
ing time, RC time constant (Td and Tc) are subjected to
on-resistance along the path of charging-discharging Ron, α is
the charge multiplier varies over different modes and flying
capacitor Cp which has the most dominant capacitance in
power stage. The conduction power loss can be expressed
from the second term of (1)multiply with the output current Io
gives (2):
Pconduct_Mode =
I2o_boost,buck
αfsCp
(
1
1− e−
td
Td
+ 1
1− e− tcTc
− 1)
(2)
Psw_Mode = fs
∑
i
CgsiV2gsi ∼= fsCOX
∑
i
WiLiV2gsi (3)
Equation (3) represents switching power loss (Psw), which
is influenced by charge-discharge mechanisms of a gate-
source parasitic capacitance of MOSFET transistors (Cgs),
the frequency of switching (fs) and the gate-source volt-
ages (Vgs) of individual switches along the path [31]. The
other variables are the width (Wi) and length (Li) of individ-
ual transistors along the path of operations and the transistor
gate-oxide capacitor (Cox) which has the approximate value
of 8.31 fF/µm2 for 0.18 µm technology. For a steady state,
due to symmetric nature of output waveforms in every mode,
redistribution loss is considered by taking KQL of one phase
operation. Whereas present phase discharge capacitor (Cd),
switching time (Ts) and the number of parallel connections
with Cd (n) are described in (4):
Predis_Mode =
I2o_boost,buckTs
4Cd
+ I
2
o_boost,buckTs
8(nCd + Cload1,2) (4)
III. DESIGN AND IMPLEMENTATION
This design is implemented in a standard 0.18 µm CMOS
technology and Fig. 4 represents the system diagram of the
proposed converter controlled by digital modules. In gen-
erating the 90-degree phase shift four-phase clock in every
rising edge of the input clock, a series of four D-flip flops
are employed. The ring oscillator circuits, by taking phase
generator outputs, are used to construct 0.1 ns non-overlapped
region to benefit full charge settling and prevent reversion
loss. To accommodate all the combination of 4-phase pairs
as clock signal inputs in the next router module, OR gate-
multiplexing is used. Depending on the topology selection,
the same transistor can be active for all 4-phases.
In the proposed design, there are four sets of gain pairs.
Each can provide the different set of voltage gains, such that
boost-buck or boost-boost to the output are simultaneously
obtained. The wide range of gain selection greatly benefit
applications with a wide range of input to maintain high effi-
ciency. By monitoring the load condition via ADC, the com-
parator compares the output voltage with a reference voltage
to provide the flag information to choose the appropriate gain
mode in digital router module programmed in Verilog-A. All
the transistor addresses for four different phases logics are
registered and automatically reconfigure the power stage net-
work in accordance with the proposed methodology when a
selection of gainmodes changes. Currently, a gain selection is
made via a simple controller program with the predetermined
voltage references and simulating through parametric fixed
loads. Thus, it is still acting as the open loop circuit. There-
fore, our next step is to upgrade the controller and feedback
loop to enhance autonomous error minimising and close the
loop. Similarly, adaptive pulse unit can be further improved
by introducing an advanced algorithm, instead of manually
selecting predetermined optimum operating frequencies for
each mode.
The power circuit network is comprised of 20 switches to
configure four integrated 1 nF capacitors from analog library
in series-parallel positions. However, only a few switches
are required to configure the selection of mode as shown
in Fig. 5(a-d). To charge and discharge the capacitors the
switches have been implemented by PMOS and NMOS
transistors. The transmission gates are employed due to its
bi-directional charge transfer, switching on-off fast transi-
tions, small turn-on resistance to minimise conduction power
loss and to avoid charge injection or clock feedthrough on
both capacitors connected in the series arrangement. The
circuit level configuration of the High mode is illustrated
in Fig. 5(b) as an example and the all the active switches to
configure all four modes in 4-phases are described in Table 2.
In High mode, the two capacitors are charged in parallel by
Vin through (Mp0, Mn0, Mp1, Mn1) to capacitors (Ca, Cb)
for the phase1 and (Mp2, Mn2, Mp3, Mn3) are employed to
charge capacitors (Cc, Cj) in the phase4. Meanwhile, in the
phase1 Net0, capacitor Cc is discharged in series with the
input voltage to get 2Vin at Out3 through (Mp6, O3) and
capacitor Cj is independently discharged at Net1 to the gain
of Vin at Out4 through (Mn3, O4). Likewise, in phase 4,
the Net0 output with the gain 2Vin is received at Out2 via
(Mp5, O2) and Net1 output with the gain of Vin is achieved
at Out1 via (Mn0, O1). In the next phase, both discharged
capacitors are swapped with two charged capacitors as sug-
gested in topology. Thanks to the symmetry of the design,
phase 2 and phase 3 can be described in a similar man-
ner. By keeping the minimum length for all transistors,
the width of PMOSs is 60 µm and 20 µm for NMOSs is
used.
VOLUME 6, 2018 42159
K. O. Htet et al.: Power Management Using Photovoltaic Cells for Implantable Devices
FIGURE 5. Operation phases of Power Stage network at 4 different modes: (a) Normal Mode; (b) High Mode; (c) Double Boost; (d) Super Boost.
TABLE 2. Active switches for all four modes in 4-phases(P1-P4). Switches
in green area are used for charging and red area are for discharging.
In all gain modes at 4-phases, the power switches protocols
are designed to retain the optimum symmetric nature of same
on resistances Ron value for consistency of outputs level.
This is because different pathing for the same logic can lead
to small variation in 1V at internal outputs of power stage
(Out1-Out4). For instance, Super Boost phase 1,4 Out1 and
phase 2,3 Out1, configurations not only provide the same
output value but also share the same Ron values. It is to
note that transistors (t5, t0, t6, t3) are reserved for the future
purpose. The voltage regulation can be further improved by
introducing adaptive pulsing unit in between gain selector
and power stage network since fast switching energy delivery
for low and high loads can vary. Therefore, 5.8823 kHz for
Normal, 666.66 kHz for High, 1.1MHz for Double Boost and
2 MHz for Super Boost are chosen respectively, as operation
frequencies.
IV. SIMULATION RESULTS
The results of our simulations are shown in Fig. 6(a-d). These
are simulated for a 1 V input at a temperature of 27oC, while
the loads are varied from 50-100 k. We show that a volt-
age conversion efficiency of 98% can be achieved. At best,
the average boost output mode produces 1.49 V (at 29.45µA)
and the buck being 0.467 V (at 9.36 µA) Normal mode.
Likewise, for the High mode, the average boost output pro-
duces 1.905 V (at 39.2 µA) and 0.98 V (at 19.6 µA) for
the buck output. Similarly, Double Boost produces 1.97 V
(at 39.4 µA), and Super Boost yields 2.85 V (at 57.1 µA)
and 1.89V (at 37.8 µA) average outputs. The output ripples
are recorded between 14-59 mV. The line transient indicates
that the converter takes approximately 1-3.3µs to get the first
42160 VOLUME 6, 2018
K. O. Htet et al.: Power Management Using Photovoltaic Cells for Implantable Devices
FIGURE 6. The simulated voltage output of (a) Normal Mode (b) High Mode (c) Double Mode (d) Super Boost over different loads
50-100 k.
signal and 2.65-15 µs load transient time to reach saturation,
depending on the selection of modes and the loads.
FIGURE 7. Current Vs Voltage characteristic at 50-100 k for four
different modes.
To analyse the output power of the proposed system, output
voltages and currents values of all gain modes tested with
various resistance loads 50-100 k are recorded from the
simulation. These values are then plotted in Fig. 7. When
the loads increase, the voltage at the output increases and the
current dropped as expected from Ohms law characteristic.
Each mode has different gradient change due to its different
in internal resistance Ron of the current paths. The diagram
illustrates that although out1 of High, out1,2 of Double Boost
and out2 of Super Boost modes, which altogether share the
same gain of (2Vin) are configured differently with different
switches, out1 of High and out1,2 of Double Boost modes
provides the same I-V characteristic, since they overlapped,
and closely match with Super’s out2 line. The output current
from 5.19-50.7 µ A can be expected from the converter.
FIGURE 8. Average output power for varying loads tested with 50-100 k.
The converter average output power varies across the dif-
ferent load of 50-100 k as shown in Fig. 8. It demonstrates
the average low power output range from 0.0023-0.23 mW.
Therefore, this power system is also suitable for the
implantable system. Due to target output values are the same
(×2 gain) for P1 double, P2 double and P1 high, it is observed
that there are some overlapping performance lines as shown
in Fig. 8. These overlapping lines suggest that the proposed
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TABLE 3. Comparison of proposed work with state-of-the-art.
FIGURE 9. Line regulation tested with the charging input of 1-0.8 V
at 100 k.
converter maintains the stable performances for the different
configurations and the different switches of the same output.
Assuming input integrated battery degrades over time or
supplied PV cell power degrades at night time, line regulation
with varying inputs of 1-0.8 V, simulated with a fixed load
of 100 k and the results shown in Fig. 9. Although the output
voltages reduce from targeted values due to input changes,
the linear line indicates that the converter still maintains
correct gain operation relative to a given input.
The conduction power losses are calculated by inserting
simulated result values into the (2); has resulted in 0.759 µW
and 0.077 µW respectively for Pconduct_Norm(boost,buck), and
0.9239 µW and 0.231 µWn for Pconduct_High(boost,buck). Sim-
ilarly, 1.216 µWn for Pconduct_DoubleBoost and, 1.14 µWn
and 0.5013 µWn for Pconduct(out1,out2)SuperBoost respectively.
Also, the switching power losses are calculated using (3)
produces 4.3411×10−19 W for Psw_Norm, 6.714×10−19 W
for Psw_High, 1.25×10−18 W for Psw_DoubleBoost, and
4.89×10−18 W for Psw_SuperBoost. Redistribution losses in (4)
for all modes is 2.413 µW, 4.317 µWnn, 2.094 µWn and
2.929 µWnn respectively. Simulated input power for all
modes are 485.7 µW, 104 µWn, 107.1 µWn and 316.6 µWn
respectively. Likewise, simulated power consumption at dig-
ital modules are 80.82 µW, 27.99 µW, 0.184 mW and
0.6189 mW respectively. Observed that for Super and Dou-
ble modes digital modules consume huge power from high
frequencies operations. The efficiency of the converter is
simulated from output power divided input power for all
four modes yields 85.257%, 72.884%, 53.6% and 47.85%
respectively.
The recent state-of-the-art SIDO SC designs can only
produce fixed gain ratios as summarised in Table 3. Apart
from [24], which produces spontaneous three fixed different
voltages (SIMO), the rest of the designs in comparisons are
SIDO designs.
Depending on the application and required output power
and availability of chip area, most of the designs use Nano
Farad size capacitors and typically employed 4 flying capac-
itors for dual output designs. In achieving multioutput inte-
grated battery-powered system-on-chip SC converter, in [26]
the conversion efficiency significantly dropped due to cascad-
ing 2:1 converter twice to get 1/2 and subsequent 1/4 outputs.
However, for a huge input range, this fixed ratio configuration
can be highly inefficient in contrary to this proposed design.
Same can be said for the SC converters in [24] and [25]
which have the fixed output gain setting. This proposed
design and [23] are not only accessible for simultaneous
step-up and step-down conversions whilst most of SIDO
converters are only enable simultaneous down conversions,
but also allow converter to reconfigure into different gains.
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However, the converter has [23] some idle time for every
180-degree phase shift due to it going back to the charging
phase and our proposed topology can simultaneous outputs
the different gains at the same time. Moreover, our proposed
work has by far the highest reconfigurability for SIDO design
since it can configure 4 different gain pairs. Lastly, the effi-
ciency values agree with the state-of-the-art SIMO and SIDO
converters.
V. CONCLUSION AND FUTURE WORK
This paper describes the novel topology of switched-capacitor
approach for 4-phases rotation scheme to yield simultaneous
dual outputs conversions for multi-functional implantable
applications with internally integrated electronic modules.
This topology has fulfilled the gap of reconfigurability in
SIDO converters, fast response time and offers an ability to
reconfigure the converter into a step up or down gain ratios
for simultaneous outputs. This prevents efficiency degrading
in wide input range since the large range of gain pairs are
accessible.
Moreover, the efficiency degrading in higher conversions
such as double and super boost modes are from leakage
current in between the phase-changes transitions, govern by
the higher frequency switching. This can be minimised by
having a phase controller to readjusting the non-overlapping
dead time region. Once the proper controllers are introduced,
the efficiency of the converter will improve significantly, and
dual outputs design will lead to self-power the system, whilst
powering to the load.
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